SOI (silicon-on-insulator) wafers are semiconductor substrate materials composed of a thin top silicon layer separated from the bulk silicon wafer by a silicon dioxide insulator layer. This fundamentally differentiated structure imbues SOI wafers with superior electrical performance compared to conventional silicon wafers.
The inception of SOI wafer technology commenced in the 1960s, predicated predominately on augmenting the speed and diminishing the power consumption of integrated chips. Concerted development efforts by suppliers have enabled significant improvements in quality and reductions in fabrication costs.
SOI wafers have now pervaded a myriad of demanding applications including microprocessors, RF devices, MEMS devices, power devices, and more. Advancements in bonding and layer transfer technologies have also expanded the horizons of SOI wafer utility.
SOI wafers are fabricated by sandwiching a silicon dioxide (SiO2) insulator layer between a thin top silicon device layer and a bulk silicon handle wafer.
Standard layer thicknesses are:
The disparity in silicon layer thicknesses isolates the device layer for markedly enhanced performance.
There are three fundamental elements which characterize the SOI wafer architecture:
This layered arrangement bestows SOI wafers with performance capabilities exceeding conventional bulk silicon wafers.
|Silicon Device Layer
|Buried Oxide (BOX) Layer
|Active device formation
|Electrically isolates device layer
|Ultra thin (5nm - 2μm)
|Silicon dioxide (10nm - 2μm)
|Thick (525μm - 725μm)
There are a range of proven processes for fabricating SOI wafers:
Each approach has relative merits in terms of quality and cost. Smart CutTM has enabled high volume production crucial for supporting the latest device generations.
The Smart CutTM process catalyzed the rapid adoption of SOI wafers. It revolutionized SOI fabrication via the introduction of hydrogen ion implantation to cleave thin device layers.
The key benefits of Smart CutTM include:
SOI wafer attributes can be tailored to meet the exacting needs of cutting edge devices through:
This enables fully customized wafers for maximal device performance.
The buried oxide layer in SOI wafers provides complete electrical isolation between the handle wafer and device layer. This Noticeably ameliorates device performance by:
As integrated circuits have become more dense, channel lengths shortened substantially. This has exacerbated deleterious short channel effects including threshold voltage roll off and drain induced barrier lowering.
However, the thin device layer of SOI devices significantly suppresses short channel effects. This bolsters electrical control and facilitates further scaling.
Additional advantages stem from the SOI wafer structure:
SOI wafer manufacturing entails an intricate fabrication procedure necessitating state-of-the-art facilities.
The main process steps include:
Wafer diameter has progressed to 300mm to augment productivity. Automation has also been vital for high volume, low cost manufacturing.
To satisfy escalating quality requisites, we stringently adhere to industry norms including:
To affirm our SOI wafers surpass expectations, our battery of QC assessments includes:
Our proprietary statistical process control methodology fortifies quality.
Leveraging our advanced manufacturing infrastructure, we can provide SOI wafers over a broad range of volumes tailored to your specific requirements with short lead times including:
Sophisticated materials characterization is imperative for correlating SOI structural properties to device performance.
We rigorously appraise thickness uniformity across the wafer and within die using scanning electron microscopy and eddy current sensors.
Our SOI wafer thickness variation is constrained to ± 2.5% 3σ.
Utilizing scan test microscopy and crystal-originated particle mapping, our SOI wafer defects per area are confined to:
Applying atomic force microscopy, we restrict Ra surface roughness to <= 0.5nm. This fortifies device yield by circumventing lithography issues.
Based on laser interferometry measurements, our SOI wafer flatness, Sa, is less than 30nm over the entire 300mm diameter. This guarantees multi-layer alignment accuracy.
Further metrics confirmed with analytical techniques include:
The superlative electrical isolation and reduced parasitic capacitances associated with SOI wafer devices confer definitive performance gains, cementing their standing across manifold high value sectors:
The thin buried oxide enables aggressive transistor scaling and dense packing culminating in momentous leaps in computer processing capabilities:
The insulating substrate architecture of SOI significantly bolsters RF integrated circuit attributes:
Enabling a new echelon of fast, efficient wireless connectivity.
SOI wafers have become pervasive for MEMS transducers taking advantage of:
Underpinning everything from accelerometers to micro-mirror arrays.
SOI technology has unlocked substantially upgraded power semiconductor devices:
Leveraging the buried oxide layer for optical confinement and guiding, SOI wafers have become the platform of choice for silicon photonics:
Exploiting quantum mechanical phenomena for computation necessitates a substrate conducive to delicately generating and detecting quantum states. SOI delivers:
While bulk silicon wafers just utilize a single substrate layer, SOI wafers incorporate a trilayer structure delivering differentiated capabilities:
|Bulk Silicon Wafer
|Single monolithic substrate
|Silicon device/buried oxide/bulk silicon handle layers
|High - current leaks through substrate
|Extremely low - insulated device layer
|Higher - losses diminish efficiency
|Lower - mitigates power drain
|Reduced - high capacitance
|Very fast - low capacitance
|Lower - larger isolation regions
|Higher - compact isolation
This directly translates to markedly augmented performance across a panoply of contemporary device applications where SOI is supplanting bulk silicon.
SOI wafer utilization continues expanding into additional specialized sectors:
Ongoing research and development is engendering multiple enhancements:
Process evolution is also cutting costs and increasing availability:
SOI wafer technology is poised to continue redefining electronics performance benchmarks through impactful improvements meeting contemporary design challenges. Our steadfast commitment to pushing SOI wafer capabilities to the limits ensures customers always have access to the most cutting edge solutions.
SOI wafers offer several major advantages over conventional bulk silicon wafers:
The breakthrough Smart CutTM method catalyzed SOI adoption via implantation and layer transfer:
Can’t find wafers that meet your desired specs? No problem! We can build wafers with unique specifications to meet your needs.Request a quote
Our online store features a wide variety of wafer sizes, orientations, dopants, thicknesses, and more.Shop online